

上で、コー






Fig. 2

F14 3



	FRAMER CHIP MODE CONTROL TABLE							
INPUT SIGNAL PIN NAME	FREE RUN	SLAVE	FREE RUN	MASTER	MODE			
MASTER-SLAVE/NOT FREE RUN	0	1	0	1		•		
MASTER-NOT SLAVE	X	0	X	1				
•	LOGIC LEVEL							

Fig. 3A






Fig. 5




Fig. 6




Fig. 7

Fig 7A

## Mode Table

LOS1	LOS2	_Rx	Address	Master Slave		Free-run
0	0	0	0	end 2	end 1	
0	0	1	1	end 1	end 2	
0	1	0	2	end 1	end 2	
0	1	1	3	end 1		end 2
1	0	0	4	end 2	end 1	
1	0	1	5	end 2		end 1
1	1	0	6			
1	1	1	7			